


# JV50-TR Block Diagram

Project code: 91.4FN01.001  
PCB P/N : 48.4FN01.001  
REVISION : 09230- -1

PCB STACKUP  
TOP  
VCC  
S  
S  
GND  
BOTTOM

SYSTEM DC/DC	
RT8205A 46	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A)
	3D3V_S5 (6A)
SYSTEM DC/DC	
TPS51124 47	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (7.5A)
	1D2V_S0 (4A)
SYSTEM DC/DC	
TPS51125 48	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 (11A)
RT9025 49	
5V_S5	1D1V_M92
RT9161 49	
3D3V_S0	2D5V_S0 (200mA)
G957 49	
3D3V_S0	1D5V_S0 (1A)
G9161 49	
3D3V_S5	1D2V_S5 (400mA)
CHARGER	
MAX8731 50	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC	
ISL6265AHR 45	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A
	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**


Size: A3 Document Number: **JV50-TR** Rev: **SB**


Date: Tuesday, June 16, 2009 Sheet 1 of 61



<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		Title	
		USB/PCIE Routing	
Size	Document Number	Rev	
A3	JV50-TR	A	
Date:	Tuesday, June 16, 2009	Sheet	2 of 61





State	Specification	Notes	ZM200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1500 MHz
S0.C0.P2	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1300 MHz
	TDP	3	TBD
S0.C0.P3	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
S0.C0.P4	VID_VDD Max	2	1.125 V
	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
S0.C0.P6	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
S0.C0.P7	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V


SKT-CPU638P-GP-U2  
62.10055.111  
2ND = 62.10055.251  
SKT-BGA638H176

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU HT LINK I/F (1/4)		
Size A3	Document Number JV50-TR	Rev SB
Date: Tuesday, June 16, 2009	Sheet 4 of 61	



The Processor has reached a preset maximum operating temperature. 100°C  
I=Active HTC  
O=FAN



## HDT Connectors



&lt;Core Design&gt;







**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>CPU_Control&amp;Debug_(3/4)</b>
-------	------------------------------------

Size <b>A3</b>	Document Number <b>JV50-TR</b>	Rev <b>SB</b>
Date: Tuesday, June 16, 2009	Sheet 6 of 61	







Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ATI-RS880M\_HT LINK&PCIE(1/3)


Size A3 Document Number JV50-TR Rev SB

Date: Tuesday, June 16, 2009 Sheet 8 of 61















PLACE SATA AC DECOUPLING  
CAPS CLOSE TO SB710








## REQUIRED STRAPS

### REQUIRED SYSTEM STRAPS



## DEBUG STRAPS

TPAD14-GP	TP137	PCI_AD23	11
TPAD14-GP	TP136	PCI_AD24	11
TPAD14-GP	TP195	PCI_AD25	11
TPAD14-GP	TP135	PCI_AD26	11
TPAD14-GP	TP134	PCI_AD27	11
TPAD14-GP	TP133	PCI_AD28	11
TPAD14-GP	TP130	PCI_AD29	11
TPAD14-GP	TP129	PCI_AD30	11

	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDog (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK) DEFAULT	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI\_AD[30:23]

<Core Design>

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
ATI-SB710 STRAPPING (5/5)		
Size	Document Number	Rev
A3	JV50-TR	SB
Date:	Tuesday, June 16, 2009	Sheet 15 of 61

5,18 MEM\_MA\_ADD0 >> 102 A0  
5,18 MEM\_MA\_ADD1 >> 101 A1  
5,18 MEM\_MA\_ADD2 >> 100 A2  
5,18 MEM\_MA\_ADD3 >> 99 A3  
5,18 MEM\_MA\_ADD4 >> 98 A4  
5,18 MEM\_MA\_ADD5 >> 97 A5  
5,18 MEM\_MA\_ADD6 >> 96 A6  
5,18 MEM\_MA\_ADD7 >> 95 A7  
5,18 MEM\_MA\_ADD8 >> 94 A8  
5,18 MEM\_MA\_ADD9 >> 93 A9  
5,18 MEM\_MA\_ADD10 >> 92 A10/AP  
5,18 MEM\_MA\_ADD11 >> 91 A11  
5,18 MEM\_MA\_ADD12 >> 90 A12  
5,18 MEM\_MA\_ADD13 >> 89 A13  
5,18 MEM\_MA\_ADD14 >> 88 A14  
5,18 MEM\_MA\_ADD15 >> 87 A15  
5,18 MEM\_MA\_BANK2 >> 107 BA0  
5,18 MEM\_MA\_BANK0 >> 106 BA1  
5,18 MEM\_MA\_BANK1 >> 105 BA2

5 MEM\_MA\_DATA0 >> 7 DQ0  
5 MEM\_MA\_DATA1 >> 17 DQ1  
5 MEM\_MA\_DATA2 >> 19 DQ2  
5 MEM\_MA\_DATA3 >> 4 DQ3  
5 MEM\_MA\_DATA4 >> 14 DQ4  
5 MEM\_MA\_DATA5 >> 16 DQ5  
5 MEM\_MA\_DATA6 >> 23 DQ6  
5 MEM\_MA\_DATA7 >> 25 DQ7  
5 MEM\_MA\_DATA8 >> 35 DQ8  
5 MEM\_MA\_DATA9 >> 37 DQ9  
5 MEM\_MA\_DATA10 >> 20 DQ10  
5 MEM\_MA\_DATA11 >> 22 DQ11  
5 MEM\_MA\_DATA12 >> 36 DQ12  
5 MEM\_MA\_DATA13 >> 38 DQ13  
5 MEM\_MA\_DATA14 >> 43 DQ14  
5 MEM\_MA\_DATA15 >> 45 DQ15  
5 MEM\_MA\_DATA16 >> 55 DQ16  
5 MEM\_MA\_DATA17 >> 57 DQ17  
5 MEM\_MA\_DATA18 >> 44 DQ18  
5 MEM\_MA\_DATA19 >> 46 DQ19  
5 MEM\_MA\_DATA20 >> 58 DQ20  
5 MEM\_MA\_DATA21 >> 61 DQ21  
5 MEM\_MA\_DATA22 >> 63 DQ22  
5 MEM\_MA\_DATA23 >> 73 DQ23  
5 MEM\_MA\_DATA24 >> 75 DQ24  
5 MEM\_MA\_DATA25 >> 62 DQ25  
5 MEM\_MA\_DATA26 >> 64 DQ26  
5 MEM\_MA\_DATA27 >> 74 DQ27  
5 MEM\_MA\_DATA28 >> 76 DQ28  
5 MEM\_MA\_DATA29 >> 123 DQ29  
5 MEM\_MA\_DATA30 >> 125 DQ30  
5 MEM\_MA\_DATA31 >> 135 DQ31  
5 MEM\_MA\_DATA32 >> 137 DQ32  
5 MEM\_MA\_DATA33 >> 124 DQ33  
5 MEM\_MA\_DATA34 >> 126 DQ34  
5 MEM\_MA\_DATA35 >> 134 DQ35  
5 MEM\_MA\_DATA36 >> 136 DQ36  
5 MEM\_MA\_DATA37 >> 141 DQ37  
5 MEM\_MA\_DATA38 >> 143 DQ38  
5 MEM\_MA\_DATA39 >> 151 DQ39  
5 MEM\_MA\_DATA40 >> 153 DQ40  
5 MEM\_MA\_DATA41 >> 140 DQ41  
5 MEM\_MA\_DATA42 >> 142 DQ42  
5 MEM\_MA\_DATA43 >> 152 DQ43  
5 MEM\_MA\_DATA44 >> 154 DQ44  
5 MEM\_MA\_DATA45 >> 157 DQ45  
5 MEM\_MA\_DATA46 >> 159 DQ46  
5 MEM\_MA\_DATA47 >> 173 DQ47  
5 MEM\_MA\_DATA48 >> 175 DQ48  
5 MEM\_MA\_DATA49 >> 158 DQ49  
5 MEM\_MA\_DATA50 >> 160 DQ50  
5 MEM\_MA\_DATA51 >> 174 DQ51  
5 MEM\_MA\_DATA52 >> 176 DQ52  
5 MEM\_MA\_DATA53 >> 179 DQ53  
5 MEM\_MA\_DATA54 >> 181 DQ54  
5 MEM\_MA\_DATA55 >> 189 DQ55  
5 MEM\_MA\_DATA56 >> 191 DQ56  
5 MEM\_MA\_DATA57 >> 180 DQ57  
5 MEM\_MA\_DATA58 >> 182 DQ58  
5 MEM\_MA\_DATA59 >> 192 DQ59  
5 MEM\_MA\_DATA60 >> 194 DQ60  
5 MEM\_MA\_DATA61 >> 111 DQ61  
5 MEM\_MA\_DATA62 >> 29 DQ62  
5 MEM\_MA\_DATA63 >> 49 DQ63  
5 MEM\_MA\_DATA64 >> 68 DQ64  
5 MEM\_MA\_DATA65 >> 122 DQ65  
5 MEM\_MA\_DATA66 >> 146 DQ66  
5 MEM\_MA\_DATA67 >> 167 DQ67  
5 MEM\_MA\_DATA68 >> 186 DQ68

5 MEM\_MA\_DQS0\_N >> 13 DQS0  
5 MEM\_MA\_DQS1\_N >> 31 DQS1  
5 MEM\_MA\_DQS2\_N >> 51 DQS2  
5 MEM\_MA\_DQS3\_N >> 70 DQS3  
5 MEM\_MA\_DQS4\_N >> 131 DQS4  
5 MEM\_MA\_DQS5\_N >> 148 DQS5  
5 MEM\_MA\_DQS6\_N >> 169 DQS6  
5 MEM\_MA\_DQS7\_N >> 188 DQS7

5,18 MEM\_MA0\_ODT0 >> 114 ODT0  
5,18 MEM\_MA0\_ODT1 >> 119 ODT1




Place C2.2uF and 0.1uF < 500mils from DDR connector

NORMAL TYPE


ADIMM2  
RAS# 108  
WE# 109  
CAS# 113  
CS0# 110  
CS1# 115  
CKE0 79  
CKE1 80  
CK0 30  
CK0# 32  
CK1 164  
CK1# 166  
DM0 10  
DM1 26  
DM2 52  
DM3 67  
DM4 130  
DM5 147  
DM6 170  
DM7 185  
SDA 195  
SCL 197  
VDDSPD 189  
SA0 198  
SA1 200  
NC#50 50  
NC#69 69  
NC#83 83  
NC#120 120  
NC#163 163  
VDD 81  
VDD 82  
VDD 87  
VDD 88  
VDD 95  
VDD 96  
VDD 103  
VDD 104  
VDD 111  
VDD 112  
VDD 117  
VDD 118  
VSS 3  
VSS 8  
VSS 9  
VSS 12  
VSS 15  
VSS 18  
VSS 21  
VSS 27  
VSS 28  
VSS 33  
VSS 34  
VSS 39  
VSS 40  
VSS 41  
VSS 42  
VSS 47  
VSS 48  
VSS 53  
VSS 54  
VSS 59  
VSS 60  
VSS 65  
VSS 66  
VSS 71  
VSS 72  
VSS 77  
VSS 78  
VSS 121  
VSS 122  
VSS 127  
VSS 128  
VSS 132  
VSS 133  
VSS 138  
VSS 139  
VSS 144  
VSS 145  
VSS 149  
VSS 150  
VSS 155  
VSS 156  
VSS 161  
VSS 162  
VSS 165  
VSS 168  
VSS 171  
VSS 172  
VSS 177  
VSS 178  
VSS 183  
VSS 184  
VSS 187  
VSS 190  
VSS 193  
VSS 196  
VSS 201  
GND 201  
MH2 GP

MEM\_MA\_RAS# 5,18  
MEM\_MA\_WE# 5,18  
MEM\_MA\_CAS# 5,18  
MEM\_MA\_CS#0 5,18  
MEM\_MA\_CS#1 5,18  
MEM\_MA\_CKE0 5,18  
MEM\_MA\_CKE1 5,18  
MEM\_MA\_CLK0\_P 5  
MEM\_MA\_CLK0\_N 5  
MEM\_MA\_CLK1\_P 5  
MEM\_MA\_CLK1\_N 5  
MEM\_MA\_DM0 5  
MEM\_MA\_DM1 5  
MEM\_MA\_DM2 5  
MEM\_MA\_DM3 5  
MEM\_MA\_DM4 5  
MEM\_MA\_DM5 5  
MEM\_MA\_DM6 5  
MEM\_MA\_DM7 5

SMBD0\_SB 3,12,17  
SMBC0\_SB 3,12,17  
3D3V\_S0  
C458  
SCD1U10V2KX-4GP  
C456  
SCD1U10V2KX-4GP  
DY  
DY



DDR\_VREF



LAYOUT: Locate close to DIMM

2ND = 62.10017.A41  
3RD = 62.10017.G81

LOW 5.2 mm

5,18 MEM\_MB\_ADD0 >> 102 A0  
5,18 MEM\_MB\_ADD1 >> 101 A1  
5,18 MEM\_MB\_ADD2 >> 100 A2  
5,18 MEM\_MB\_ADD3 >> 99 A3  
5,18 MEM\_MB\_ADD4 >> 98 A4  
5,18 MEM\_MB\_ADD5 >> 97 A5  
5,18 MEM\_MB\_ADD6 >> 96 A6  
5,18 MEM\_MB\_ADD7 >> 95 A7  
5,18 MEM\_MB\_ADD8 >> 94 A8  
5,18 MEM\_MB\_ADD9 >> 93 A9  
5,18 MEM\_MB\_ADD10 >> 92 A10/AP  
5,18 MEM\_MB\_ADD11 >> 91 A11  
5,18 MEM\_MB\_ADD12 >> 90 A12  
5,18 MEM\_MB\_ADD13 >> 89 A13  
5,18 MEM\_MB\_ADD14 >> 88 A14  
5,18 MEM\_MB\_ADD15 >> 87 A15


5,18 MEM\_MB\_BANK2 >> 107 BA0  
5,18 MEM\_MB\_BANK0 >> 106 BA1  
5,18 MEM\_MB\_BANK1 >> 105 BA2

5 MEM\_MB\_DATA0 >> 5 DQ0  
5 MEM\_MB\_DATA1 >> 6 DQ1  
5 MEM\_MB\_DATA2 >> 7 DQ2  
5 MEM\_MB\_DATA3 >> 8 DQ3  
5 MEM\_MB\_DATA4 >> 9 DQ4  
5 MEM\_MB\_DATA5 >> 10 DQ5  
5 MEM\_MB\_DATA6 >> 11 DQ6  
5 MEM\_MB\_DATA7 >> 12 DQ7  
5 MEM\_MB\_DATA8 >> 13 DQ8  
5 MEM\_MB\_DATA9 >> 14 DQ9  
5 MEM\_MB\_DATA10 >> 15 DQ10  
5 MEM\_MB\_DATA11 >> 16 DQ11  
5 MEM\_MB\_DATA12 >> 17 DQ12  
5 MEM\_MB\_DATA13 >> 18 DQ13  
5 MEM\_MB\_DATA14 >> 19 DQ14  
5 MEM\_MB\_DATA15 >> 20 DQ15  
5 MEM\_MB\_DATA16 >> 21 DQ16  
5 MEM\_MB\_DATA17 >> 22 DQ17  
5 MEM\_MB\_DATA18 >> 23 DQ18  
5 MEM\_MB\_DATA19 >> 24 DQ19  
5 MEM\_MB\_DATA20 >> 25 DQ20  
5 MEM\_MB\_DATA21 >> 26 DQ21  
5 MEM\_MB\_DATA22 >> 27 DQ22  
5 MEM\_MB\_DATA23 >> 28 DQ23  
5 MEM\_MB\_DATA24 >> 29 DQ24  
5 MEM\_MB\_DATA25 >> 30 DQ25  
5 MEM\_MB\_DATA26 >> 31 DQ26  
5 MEM\_MB\_DATA27 >> 32 DQ27  
5 MEM\_MB\_DATA28 >> 33 DQ28  
5 MEM\_MB\_DATA29 >> 34 DQ29  
5 MEM\_MB\_DATA30 >> 35 DQ30  
5 MEM\_MB\_DATA31 >> 36 DQ31  
5 MEM\_MB\_DATA32 >> 37 DQ32  
5 MEM\_MB\_DATA33 >> 38 DQ33  
5 MEM\_MB\_DATA34 >> 39 DQ34  
5 MEM\_MB\_DATA35 >> 40 DQ35  
5 MEM\_MB\_DATA36 >> 41 DQ36  
5 MEM\_MB\_DATA37 >> 42 DQ37  
5 MEM\_MB\_DATA38 >> 43 DQ38  
5 MEM\_MB\_DATA39 >> 44 DQ39  
5 MEM\_MB\_DATA40 >> 45 DQ40  
5 MEM\_MB\_DATA41 >> 46 DQ41  
5 MEM\_MB\_DATA42 >> 47 DQ42  
5 MEM\_MB\_DATA43 >> 48 DQ43  
5 MEM\_MB\_DATA44 >> 49 DQ44  
5 MEM\_MB\_DATA45 >> 50 DQ45  
5 MEM\_MB\_DATA46 >> 51 DQ46  
5 MEM\_MB\_DATA47 >> 52 DQ47  
5 MEM\_MB\_DATA48 >> 53 DQ48  
5 MEM\_MB\_DATA49 >> 54 DQ49  
5 MEM\_MB\_DATA50 >> 55 DQ50  
5 MEM\_MB\_DATA51 >> 56 DQ51  
5 MEM\_MB\_DATA52 >> 57 DQ52  
5 MEM\_MB\_DATA53 >> 58 DQ53  
5 MEM\_MB\_DATA54 >> 59 DQ54  
5 MEM\_MB\_DATA55 >> 60 DQ55  
5 MEM\_MB\_DATA56 >> 61 DQ56  
5 MEM\_MB\_DATA57 >> 62 DQ57  
5 MEM\_MB\_DATA58 >> 63 DQ58  
5 MEM\_MB\_DATA59 >> 64 DQ59  
5 MEM\_MB\_DATA60 >> 65 DQ60  
5 MEM\_MB\_DATA61 >> 66 DQ61  
5 MEM\_MB\_DATA62 >> 67 DQ62  
5 MEM\_MB\_DATA63 >> 68 DQ63

5 MEM\_MB\_DQS0\_N >> 11 DQS0#  
5 MEM\_MB\_DQS1\_N >> 12 DQS1#  
5 MEM\_MB\_DQS2\_N >> 13 DQS2#  
5 MEM\_MB\_DQS3\_N >> 14 DQS3#  
5 MEM\_MB\_DQS4\_N >> 15 DQS4#  
5 MEM\_MB\_DQS5\_N >> 16 DQS5#  
5 MEM\_MB\_DQS6\_N >> 17 DQS6#  
5 MEM\_MB\_DQS7\_N >> 18 DQS7#

5 MEM\_MB\_DQS0\_P >> 19 DQS0#  
5 MEM\_MB\_DQS1\_P >> 20 DQS1#  
5 MEM\_MB\_DQS2\_P >> 21 DQS2#  
5 MEM\_MB\_DQS3\_P >> 22 DQS3#  
5 MEM\_MB\_DQS4\_P >> 23 DQS4#  
5 MEM\_MB\_DQS5\_P >> 24 DQS5#  
5 MEM\_MB\_DQS6\_P >> 25 DQS6#  
5 MEM\_MB\_DQS7\_P >> 26 DQS7#

5,18 MEM\_MB\_ODT0 >> 114 OTD0  
5,18 MEM\_MB\_ODT1 >> 115 OTD1



Place C2.2uF and 0.1uF < 500mils from DDR connector

ADIMM1

RAS# 108 A0  
WE# 109 A1  
CAS# 113 A2  
CS0# 110 A3  
CS1# 115 A4  
A5  
A6  
A7  
A8  
A9  
A10/AP  
A11  
A12  
A13  
A14  
A15  
A16/BA2  
BA0  
BA1

DM0 10 MEM\_MB\_DM0\_5  
DM1 26 MEM\_MB\_DM1\_5  
DM2 52 MEM\_MB\_DM2\_5  
DM3 130 MEM\_MB\_DM3\_5  
DM4 147 MEM\_MB\_DM4\_5  
DM5 170 MEM\_MB\_DM5\_5  
DM6 185 MEM\_MB\_DM6\_5  
DM7 185 MEM\_MB\_DM7\_5

SDA 195 SMBD0\_SB 3,12,16  
SCL 197 SMBD0\_SB 3,12,16  
VDDSPD 199  
SA0 198  
SA1 200  
NC#50 50  
NC#69 69  
NC#83 83  
NC#120 120  
NC#163/TEST 163


VDD 81  
VDD 82  
VDD 87  
VDD 88  
VDD 95  
VDD 96  
VDD 103  
VDD 104  
VDD 111  
VDD 112  
VDD 117  
VDD 118  
VSS 3  
VSS 8  
VSS 9  
VSS 12  
VSS 15  
VSS 18  
VSS 24  
VSS 27  
VSS 28  
VSS 33  
VSS 34  
VSS 39  
VSS 40  
VSS 41  
VSS 42  
VSS 47  
VSS 48  
VSS 49  
VSS 53  
VSS 54  
VSS 59  
VSS 60  
VSS 65  
VSS 66  
VSS 71  
VSS 72  
VSS 77  
VSS 78  
VSS 121  
VSS 122  
VSS 127  
VSS 128  
VSS 132  
VSS 133  
VSS 138  
VSS 139  
VSS 144  
VSS 145  
VSS 149  
VSS 150  
VSS 155  
VSS 156  
VSS 161  
VSS 162  
VSS 165  
VSS 168  
VSS 171  
VSS 172  
VSS 173  
VSS 174  
VSS 178  
VSS 183  
VSS 184  
VSS 187  
VSS 190  
VSS 193  
VSS 196  
GND 201  
MH2 GP

DQS0# 11  
DQS1# 12  
DQS2# 13  
DQS3# 14  
DQS4# 15  
DQS5# 16  
DQS6# 17  
DQS7# 18  
DQS0 19  
DQS1 20  
DQS2 21  
DQS3 22  
DQS4 23  
DQS5 24  
DQS6 25  
DQS7 26  
OTD0 114  
OTD1 115

DDR2-200P-22-GP-U3  
62.10017.A61  
2ND = 62.10017.A51 3RD = 62.10017.G71  
1ST change to 62.10017.E21

NORMAL TYPE

http://laptop-motherboard-schematic.blogspot.com/




<Core Design>

緯創資通 Wistron Corporation  
21F., 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR SO-DIMM SKT 2			
Size	Document Number	Rev	
Custom	JV50-TR	SB	
Date: Tuesday, June 16, 2009	Sheet 17	of	61


## PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

## Decoupling Capacitor




## Place these Caps near DM1




Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near DM2



Layout Note:  
Place one cap close to every 2 pullup resistors terminated to 0D9V\_S3

## Place these Caps near PARALLEL TERMINATION



<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DDR DAMPING & TERMINATION		
Size A3	Document Number	Rev
	JV50-TR	SB
Date: Tuesday, June 16, 2009	Sheet 18	of 61

















for TR



for TR



for TR



R477 : PU & TR-DIS-->0R  
PU & TR-UMA & MUXLESS-->5.1K

R306 : PU & TR-DIS-->100K  
PU & TR-UMA & MUXLESS-->10K

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>HDMI Connector</b>	
Title <b>JV50-TR</b>	Rev <b>SB</b>
Date: Tuesday, June 16, 2009	Sheet 21 of 61

# SATA Connector





<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD	Rev
Size	Document Number		JV50-TR	SB
Date:	Tuesday, June 16, 2009	Sheet	22	of 61


# SATA ODD Connector












## BLUETOOTH MODULE

1.5A / High Active Voltage 2V









# LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



## LAN Connector




DOC\_TIP,DOC\_RING,TIP,RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers



<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN CONN		
Size	Document Number	Rev
A3	JV50-TR	SB
Date:	Tuesday, June 16, 2009	Sheet 27 of 61










### GAIN SETTING

GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





## Internal Speaker

29 SPKR\_L- <<<< SPKR\_L-  
29 SPKR\_L+ <<<< SPKR\_L+  
29 SPKR\_R- <<<< SPKR\_R-  
29 SPKR\_R+ <<<< SPKR\_R+




AUD\_SPDIF\_OUT 1 TE14P-GP TP164  
5V\_SPDIF\_S0 1 TE14P-GP TP158  
LINEOUT\_JD# 1 TE14P-GP TP154  
LOUT\_R+1 1 TE14P-GP TP163  
LOUT\_L+1 1 TE14P-GP TP155  
MIC\_JD# 1 TE14P-GP TP168  
AUD\_MICIN\_R\_2 1 TE14P-GP TP166  
AUD\_MICIN\_L\_2 1 TE14P-GP TP165  
INT\_MIC\_1 1 TE14P-GP TP4  
LINEIN\_JD# 1 TE14P-GP TP172  
LINE\_IN\_R\_CONN 1 TE14P-GP TP171  
LINE\_IN\_L\_CONN 1 AFTE14P-GP TP170


## LINE OUT




## LINE IN



## MIC IN





## INT MIC




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO JACK			Rev
Size	Document Number	JV50-TR	SB
Date: Tuesday, June 16, 2009	Sheet 30 of 61		






## 5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)





<b>緯創資通</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CARDREADER- RTS5159</b>	
File Size Date: Tuesday, June 16, 2009	Document Number <b>JV50-TR</b> Sheet 32 of 61
Rev <b>SB</b>	











Place them Near to Chip



Place them Near to Connector











DXP1:108 Degree  
DXP2:H/W Setting  
DXP3:88 Degree

Place near chip as close as possible




### HW Thermal Throttling





<http://laptop-motherboard-schematic.blogspot.com/>

1ST R3, R2003, R81  
2ND = 83.BAT54.081  
3RD = 83.00054.X81






## TOUCH PAD



## Finger printer



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Touch PAD/Finger printer**

Size  
A3


Document Number

**JV50-TR**


Rev  
SB

Date: Tuesday, June 16, 2009


Sheet 38 of 61




## Power Button




## Beckup Button






## WIRELESS Button




## BT/3G Button



## Cover Up Switch



## T/P lock Button




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			SWITCH	Rev
Size	Document Number	JV50-TR		SB
A3				
Date:	Tuesday, June 16, 2009	Sheet	40	of 61







# P/H @ 1D8V\_S3 PAGE




<Core Design>


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

POWER ON LOGIC		
Size A3	Document Number JV50-TR	Rev SB
Date: Tuesday, June 16, 2009	Sheet 42 of 61	


## Adapter




## CPU\_CORE ISL6265HRTZ




## DCDC 5V/3D3V(RT8205A)




## DCDC 1D2V(TPS51124)




## DCDC 1D8V(RT8209B)




## DCDC 1D1V(TPS51124)




## 1D2V LDO G9161




## 0D9V LDO RT9026




## CHARGER MAX8731



## 2D5V LDO R9161



## 1D5V LDO G9571




<Core Design>





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			Power Block Diagram
Size	Document Number	Rev	SB
A3	JV50-TR		
Date:	Tuesday, June 16, 2009	Sheet	43 of 61


# Aux Power 3D3V\_AUX\_S5




## Run Power














79.10712.L02  
2ND = 79.10712.6JL



79.10712.L02  
2ND = 79.10712.6JL

$V_{trip} (mV) = R_{trip} (Kohm) * I_0 (uA)$   
 $I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1 + R2) / R2$  --> Skip Mode

<Core Design>





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D1V 1D2V**



Size: A3 Document Number: **JV50-TR** Rev: **SB**


Date: Tuesday, June 16, 2009 Sheet 47 of 61












## Check test point

3D3V_S0	TP233	TPAD14-GP
3D3V_AUX_S5	TP232	TPAD14-GP
3D3V_S5	TP231	TPAD14-GP
5V_S5	TP230	TPAD14-GP
12,36 PM_PWRBTN#	TP229	TPAD14-GP
6,11 CPU_PWRGD	TP228	TPAD14-GP
35,36 SS_ENABLE	TP227	TPAD14-GP
6,11 CPU_LDT_RST#	TP226	TPAD14-GP

Test Point放在Dimm Door打開可量測處



緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title			EMI/Spring/Boss		
Size	Document Number	JV50-TR			Rev
Date: Tuesday, June 16, 2009	Sheet	52	of	61	SB











**M92-M2 uses memory group B only**

**AMD RESERVED CONFIGURATION STRAPS**  
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET  
H2SYNCR, GENERICC  
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET  
GPIO\_28\_TDO , GPIO21\_BB\_EN

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A
256MB	x001		M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x		M25P80
1GB	x	Chingis (formerly PMC)	Pm25LV512A
2GB	x		Pm25LV010A
4GB	x		0101

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50k Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3DV = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0

STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

http://laptop-motherboard-schematic.blogspot.com/

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

**File**  
**Memory / Straps**

Size A2 Document Number **JV50-TR** Rev **SB**

Date: Tuesday, June 16, 2009 Sheet 57 of 61

[illegible]

M92-M2 uses memory group B only

**AMD RESERVED CONFIGURATION STRAPS**

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

H2SYNCR, GENERICR

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO\_28\_TDO , GPIO21\_BB\_EN

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
2GB	x		Pm25LV010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR x= DESIGN DEPENDANT NA= NOT APPLICABLE
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= Full Tx output swing 1= Pull Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3DV = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0

STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

**Memory / Straps**

File: JV50-TR

Doc Number: SB

Date: Tuesday, June 16, 2009

Sheet: 57 of 61

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

<http://laptop-motherboard-schematic.blogspot.com/>

[illegible]

M92-M2 uses memory group B only

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNCR, GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO , GPIO21_BB_EN	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
1GB	x	Chingis (formerly PMC)	M25P80	0101
2GB	x		Pm25LV512A	0100
4GB	x		Pm25LV010A	0101

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50k Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCNTL[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3DV = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0


STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

M92


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	
Memory / Straps	
Size	Document Number
A2	JV50-TR
Date	Tuesday, June 16, 2009
Sheet	57 of 61
Rev	SB

http://laptop-motherboard-schematic.blogspot.com/






# DDR3



SAMSUNG 1ST=72.41164.H0U  
HYUNIX 2ND=72.51G63.C0U




# DDR3









<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		APL5912 1D5V VRAM POWER	
Size	Document Number	Rev	SB
A3	JV50-TR		
Date:	Tuesday, June 16, 2009	Sheet	61 of 61